

Tribhuvan University
Institute of Science and Technology

2066

Bachelor Level/ First Year/ Second Semester/ Science

Full Marks: 60

Computer Science and Information Technology (CSc. 151)

Pass Marks: 24

(Digital Logic)

Time: 3 hours.

Candidates are required to give their answers in their own words as far as practicable.
The figures in the margin indicate full marks.

Long Answer Questions:

Attempt any TWO questions.

(2x10=20)

1. Design the 4 bit Synchronous up/down counter with timing diagram, logic diagram and truth table.
2. Design a Full subtractor with truth table and logic gates.
3. Design a decimal adder with logic diagram and truth table.

Short Answer Questions:

Attempt any EIGHT questions.

(8x5=40)

4. Differentiate between Analog and Digital system.
5. Convert the following octal numbers to hexadecimal.
 - a) 1760.46
 - b) 6055.263
6. Which gates can be used as inverters in addition to the NOT gate and how?
7. Draw a logic gates that implements the following
 - a) $A = (Y1 \text{ XOR } Y2) (Y3 \text{ XNOR } Y4) \text{ OR } (Y5 \text{ XOR } Y6 \text{ XOR } Y7)$
 - b) $A = (X1 \text{ XNOR } X2) \text{ OR } (X3 \text{ XNOR } X4) \text{ OR } (X4 \text{ XNOR } X5) \text{ XOR } (X6 \text{ XNOR } X7)$
8. State and prove De-Morgan's theorem 1st and 2nd with logic gates and truth table.
9. Reduce the following expressions using K map
 $A' + B(A + B' + D) (B' + C) (B + C + D)$
10. Differentiate between a MUX and DEMUX.
11. Explain the operation of Decoder.
12. What are the various types of shift registers?
13. What do you mean by synchronous counter?

IOST, TU